Computer architecture : A quantitative approach / John L. Hennessy and David A. Patterson.

By: Hennessy, John L [Author]
Contributor(s): Patterson, David A | Patterson, David A. Computer architecture
Language: English Publisher: Amsterdam Morgan Kaufmann Publishers, c2003Edition: Third EditionDescription: 1 volume (various pagings) : illustrations ; 25 cmContent type: text Media type: unmediated Carrier type: volume ISBN: 1558605967 (cloth : alk. paper); 9781558605961Subject(s): Computer architectureDDC classification: 004.22 LOC classification: QA76.9.A73 | P377 2003Online resources: Publisher description | Table of contents
Contents:
Fundamentals of computer design -- Instruction set principles and examples -- Instruction-level parallelism and its dynamic exploitation -- Exploiting instruction-level parallelism with software approaches -- Memory hierarchy design -- Multiprocessors and thread-level parallelism -- Storage systems -- Interconnection networks and clusters -- Appendices.
Summary: Provides the method of quantitative analysis not only to high performance desktop machine design, but also to the design of embedded and server systems. This work adopts the MIPS 64 as the instruction set architecture. It also covers the instruction sets to include descriptions of digital signal processors, media processors, and others.
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Item type Current location Home library Call number Copy number Status Date due Barcode Item holds
BOOK BOOK COLLEGE LIBRARY
COLLEGE LIBRARY
SUBJECT REFERENCE
004.22 H392 2003 (Browse shelf) c. 1 Available CITU-CL-29030
BOOK BOOK COLLEGE LIBRARY
COLLEGE LIBRARY
SUBJECT REFERENCE
004.22 H392 2003 (Browse shelf) c. 2 Available CITU-CL-29055
Total holds: 0

On t.p. of previous ed. David A Patterson's name appeared first.

Includes bibliographical references and index.

Fundamentals of computer design --
Instruction set principles and examples --
Instruction-level parallelism and its dynamic exploitation --
Exploiting instruction-level parallelism with software approaches --
Memory hierarchy design --
Multiprocessors and thread-level parallelism --
Storage systems --
Interconnection networks and clusters --
Appendices.

Provides the method of quantitative analysis not only to high performance desktop machine design, but also to the design of embedded and server systems. This work adopts the MIPS 64 as the instruction set architecture. It also covers the instruction sets to include descriptions of digital signal processors, media processors, and others.

There are no comments for this item.

to post a comment.