| 000 -LEADER |
|---|
| fixed length control field |
03369nam a22003495i 4500 |
| 001 - CONTROL NUMBER |
|---|
| control field |
21608831 |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
CITU |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20230221115139.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION |
|---|
| fixed length control field |
cr an aaaaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
200713s2020 nju 000 0 eng |
| 010 ## - LIBRARY OF CONGRESS CONTROL NUMBER |
|---|
| LC control number |
2020942119 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9781786305657 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9781119788010 |
| 041 ## - LANGUAGE CODE |
|---|
| Language code of text/sound track or separate title |
eng. |
| 042 ## - AUTHENTICATION CODE |
|---|
| Authentication code |
pcc |
| 100 1# - MAIN ENTRY--PERSONAL NAME |
|---|
| Preferred name for the person |
Darche, Philippe, |
| Relator term |
author. |
| 245 10 - TITLE STATEMENT |
|---|
| Title |
Microprocessor |
| Number of part/section of a work |
3. |
| Name of part/section of a work |
Core concepts -- Hardware aspects / |
| Statement of responsibility, etc |
Philippe Darche. |
| 264 #1 - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) |
|---|
| Place of publication, distribution, etc |
Hoboken : |
| Name of publisher, distributor, etc |
ISTE Ltd / John Wiley and Sons Inc, |
| Date of publication, distribution, etc |
2020. |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
1 online resource |
| 336 ## - CONTENT TYPE |
|---|
| Content type term |
text |
| Content type code |
txt |
| Source |
rdacontent |
| 337 ## - MEDIA TYPE |
|---|
| Media type term |
computer |
| Media type code |
c |
| Source |
rdamedia |
| 338 ## - CARRIER TYPE |
|---|
| Carrier type term |
online resource |
| Carrier type code |
cr |
| Source |
rdacarrier |
| 490 ## - SERIES STATEMENT |
|---|
| Series statement |
Computer engineering series |
| 505 ## - CONTENTS |
|---|
| Formatted contents note |
TABLE OF CONTENTS<br/>Quotation ix<br/><br/>Preface xi<br/><br/>Introduction xv<br/><br/>Chapter 1. Basic and Historical Definitions 1<br/><br/>1.1. Basic definitions 1<br/><br/>1.2. History 3<br/><br/>1.3. Conclusion 15<br/><br/>Chapter 2. Microprocessor Interfacing 17<br/><br/>2.1. Microprocessor bus 17<br/><br/>2.1.1. Address bus 18<br/><br/>2.1.2. Data bus 22<br/><br/>2.1.3. Control bus 23<br/><br/>2.2. Hardware interface 23<br/><br/>2.3. Peripheral logic 24<br/><br/>2.4. Temporal aspects 25<br/><br/>2.4.1. Clock 25<br/><br/>2.4.2. Exchange protocol 34<br/><br/>2.4.3. Asynchronism 37<br/><br/>2.5. Conclusion 38<br/><br/>Chapter 3. Internal Constitution 39<br/><br/>3.1. Registers 39<br/><br/>3.1.1. Definition 40<br/><br/>3.1.2. Accumulators and auxiliary registers 44<br/><br/>3.1.3. Program counter 45<br/><br/>3.1.4. Instruction register 46<br/><br/>3.1.5. Status and control register 46<br/><br/>3.1.6. Index register 53<br/><br/>3.1.7. Indirection register 54<br/><br/>3.1.8. Stack pointer register 54<br/><br/>3.1.9. Special registers 54<br/><br/>3.1.10. Synthesis 55<br/><br/>3.1.11. Register structures 56<br/><br/>3.1.12. Notions related to registers 60<br/><br/>3.2. Internal memories 63<br/><br/>3.3. Integer processing unit 63<br/><br/>3.4. Control unit 69<br/><br/>3.4.1. Internal states 70<br/><br/>3.4.2. Generation of internal synchronization signals 72<br/><br/>3.4.3. Phases of the execution cycle 74<br/><br/>3.4.4. Other subsets 77<br/><br/>3.5. Bus interface 78<br/><br/>3.6. Note 79<br/><br/>3.7. Conclusion 79<br/><br/>Chapter 4. Commercial Microprocessors: From a Single Bit to 128 Bits 81<br/><br/>4.1. Single-bit microprocessor 81<br/><br/>4.2. 4-bit family 82<br/><br/>4.3. 8-bit family 85<br/><br/>4.4. 12-bit family 92<br/><br/>4.5. 16-bit family 92<br/><br/>4.6. 32 bits 94<br/><br/>4.7. New generations 99<br/><br/>4.8. Conclusion 101<br/><br/>Chapter 5. Special Cases 103<br/><br/>5.1. Bit-slice processor 103<br/><br/>5.2. Digital signal processor 104<br/><br/>5.3. Microcontroller 112<br/><br/>5.4. Coprocessor 119<br/><br/>5.5. Parallelism processors 122<br/><br/>5.6. Conclusion 123<br/><br/>Chapter 6. Datasheet 125<br/><br/>6.1. Electrical specifications 125<br/><br/>6.1.1. Supply voltage 125<br/><br/>6.1.2. Power consumption 127<br/><br/>6.1.3. Power supply profiles 128<br/><br/>6.1.4. Energy savings 130<br/><br/>6.1.5. Peripheral components 133<br/><br/>6.2. Processor hardware initialization 134<br/><br/>6.3. Mechanical, electrical and thermal aspects of the package 135<br/><br/>6.4. Conclusion 137<br/><br/>Conclusion of Volume 3 139<br/><br/>Exercises 141<br/><br/>Appendices 151<br/><br/>Acronyms 155<br/><br/>References 179<br/><br/>Index 193 |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Microprocessors. |
| 655 #0 - INDEX TERM--GENRE/FORM |
|---|
| Genre/form data or focus term |
Electronic books. |
| 856 ## - ELECTRONIC LOCATION AND ACCESS |
|---|
| Link text |
Full text available at Wiley Online Library Click here to view |
| Uniform Resource Identifier |
https://onlinelibrary.wiley.com/doi/book/10.1002/9781119788010 |
| 906 ## - LOCAL DATA ELEMENT F, LDF (RLIN) |
|---|
| a |
0 |
| b |
ibc |
| c |
orignew |
| d |
2 |
| e |
epcn |
| f |
20 |
| g |
y-gencatlg |
| 942 ## - ADDED ENTRY ELEMENTS |
|---|
| Source of classification or shelving scheme |
|
| Item type |
EBOOK |